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Abstract. We continue to study the notion of cancellation-free linear
circuits. We show that every matrix can be computed by a cancellation-
free circuit, and almost all of these are at most a constant factor larger
than the optimum linear circuit that computes the matrix. It appears
to be easier to prove statements about the structure of cancellation-free
linear circuits than for linear circuits in general. We prove two nontrivial
superlinear lower bounds. We show that a cancellation-free linear circuit
computing the n× n Sierpinski gasket matrix must use at least 1
2
n log n
gates, and that this is tight. This supports a conjecture by Aaronson.
Furthermore we show that a proof strategy for proving lower bounds
on monotone circuits can be almost directly converted to prove lower
bounds on cancellation-free linear circuits. We use this together with a
result from extremal graph theory due to Andreev to prove a lower bound
of Ω(n2−ǫ) for infinitely many n× n matrices for every ǫ > 0 for. These
lower bounds for concrete matrices are almost optimal since all matrices
can be computed with O
(
n
2
logn
)
gates.
1 Introduction and Known Results
Let F2 be the Galois field of order 2, and let F
n
2 be the n-dimensional vector
space over F2. A Boolean function f : F
n
2 → F
m
2 is said to be linear if there
exists a Boolean m× n matrix A such that f(x) = Ax for every x ∈ Fn2 . This is
equivalent of saying that f can be computed using only XOR gates.
An XOR-AND circuit C is a directed acyclic graph. There are n+ 1 nodes
with in-degree 0, called the inputs one of these is the constant value 1. All other
nodes have in-degree 2 and are called gates. Every gate is labeled either ⊕ (XOR)
or ∧ (AND). There are m gates which are called the outputs ; these are labeled
y1, . . . , ym. The value of a gate labeled ∧ is the product of its inputs (children),
and the value of a gate labeled ⊕ is the sum of its two children (addition in F2,
denoted ⊕). The circuit C, with inputs x = (x1, . . . , xn), computes the m × n
matrix A if the output vector computed by C, y = (y1, . . . , ym), satisfies y = Ax.
⋆ Partially supported by the Danish Council for Independent Research, Natural Sci-
ences.
In other words, output yi is defined by the ith row of the matrix. The size of a
circuit C, denoted |C|, is the number of gates in C. For simplicity, we will let
m = n unless otherwise is explicitly stated. A circuit is linear if every gate is
labeled ⊕.
For relatively dense matrices, computing all the rows independently gives
Θ(n) gates for each output, that is a circuit of size Θ(n2). It follows from a
theorem by Lupanov [12,14]) that this upper bound can be improved.
Theorem 1 (Lupanov). Every n× n matrix can be computed using a circuit
of size
(1 + o(1))
n2
logn
.
A counting argument shows, that this is asymptotically tight. In fact, the vast
majority of matrices require this number of gates up to a constant factor. Despite
this fact, there is no known concrete family of matrices requiring superlinear size
[12].
Another, but related circuit model is the one where we allow unbounded
fan-in and arbitrary gates (that is gates computing any predicate are allowed),
but require bounded depth. The circuit complexity of such a circuit is the num-
ber of wires. Here the lower bound situation is a little better; Alon, Karchmer
and Wigderson [2] showed in 1990 that a particular family of matrices requires
Ω(n logn) wires for linear circuits in this model. This has recently been improved
by Gál et al. [11] who have proven that a concrete infinite family of matrices
require Ω
(
n
(
logn
log logn
)2)
wires when computed in depth 2. Recently Drucker
[10] gave a survey of the strategies used for proving lower bounds on wire com-
plexity for general (not necessarily linear) Boolean operators in bounded depth,
and the limitations of these.
Returning to the circuit model with bounded fan-in, the situation is even
worse for general Boolean predicates. Here we know by a seminal result by
Shannon [20,22], that almost every function requires Ω(2n/n) gates, but again
no superlinear bound is known for a concrete family of functions. A popular, and
essentially the only known, technique for proving non-trivial linear lower bounds
is the technique of gate-elimination. The key idea when using gate elimination
is to set some of the inputs to constant values, arguing that a certain number of
gates get “eliminated” and that this results in a function inductively assumed to
have a certain size. Gate elimination was first used by Schnorr [19] to prove a 2n
lower bound, and later improved by Paul [16] and again by Blum [4] who in 1984
presented a 3n lower bound for a family of functions when using the full binary
basis. This is still the best concrete lower bound known [12]. For a description
of the gate-elimination method see the survey of Boppana and Sipser [6] or the
essay by Blum [5]. In both of these it is mentioned that it is unlikely that the
gate elimination method will ever yield superlinear lower bounds.
In the case of general Boolean functions there are a number of functions con-
jectured to have superlinear size, examples include any NP -complete language.
For linear operators there are, as far as the authors know, only few families of
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matrices conjectured to have superlinear size. One of these include the Sierpinski
gasket matrix, (Aaronson, personal communication and [1]) described later in
this paper.
One proof strategy for proving lower bounds is to prove lower bounds for a
restricted circuit model, and to prove that sizes of circuits computing a function
in the restricted circuit model are not too much larger than in the original
model. This was essentially the motivation for looking at monotone circuits.
In [18], Razborov gave a superpolynomial lower bound for the Clique function
for monotone circuits. The hope was at that time, that the monotone circuit
complexity was polynomially related to general Boolean circuit complexity. This
was disproven by Razborov in [17], showing that the gap was superpolynomial.
For more details, see e.g. [6].
2 Cancellation-free Linear Circuits
For linear circuits, the value computed by every gate is the parity function of
some subset of the n variables. That is, the output of every gate u can be
considered as a vector κ(u) in the vector space Fn2 , where κ(u)i = 1 if and only
if xi is a term in the parity function computed by the gate u. We call κ(u) the
value vector of u, and for input variables define κ(xi) = e
(i), that is the unit
vector having the ith coordinate 1 and all other 0. It is clear by definition that
if a gate u has the two children w, t, then κ(u) = κ(w)⊕ κ(t), where ⊕ denotes
coordinate wise addition in F2. We say that a linear circuit is cancellation-free
if for every pair of gates u,w where u is an ancestor of w then κ(u) ≥ κ(w),
where ≥ denotes the usual coordinatewise partial order. That is, if xi is a term
in a gate w it is a term in all subsequent gates. The intuition behind this is
that if this condition is satisfied, the circuit never exploits the fact that in F2,
a ⊕ a = 0. That is, things do not “cancel out” in the circuit. By definition, it
is clear that any linear operator can be computed by a cancellation-free circuit.
The proposition comes directly from the definition of cancellation-free
Proposition 1. The following are equivalent:
– C is cancellation-free
– For every pair of vertices v1, v2 in C, there do not exist two disjoints paths
in C from v1 to v2
– For every v where κ(v)i = 0 there is no path from xi to v
– C does not contain the triangle K3 as an undirected minor
The notion cancellation-free was introduced by Boyar and Peralta in [7,8].
The paper concerns straight line program for computing linear forms, which is
equivalent to the model studied in this paper. They proved that the problem
of finding shortest linear circuits for linear operators is NP hard, even when
restricted to cancellation-free circuits. They also noticed that most heuristics for
constructing small linear circuits never exploit the cancellation property. Then,
they constructed a gate minimizing heuristic that uses cancellation.
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3 Relationship Between Cancellation-free Linear Circuits
and General Linear Circuits
Boyar and Peralta proved in [7] that there exists an infinite family of matrices
where the sizes of cancellation-free circuits computing them are at least 32 − o(1)
times larger than the optimum. We call this ratio the cancellation ratio, ρ(n).
We can strengthen the lower bound to 2 using a surprisingly simple matrix. This
construction is originally due to Svensson [21].
Theorem 2. There exists an infinite family of matrices such that any cancella-
tion-free circuit computing them must have size 2 − o(1) times larger than the
optimum. Thus ρ(n) ≥ 2− o(1)
Proof. Consider the n× n matrix:


0 1 1 1 1 . . . 1 1
1 1 0 0 0 . . . 0 0
1 1 1 0 0 . . . 0 0
1 1 1 1 0 . . . 0 0
...
1 1 1 1 1 . . . 1 1


If one allows cancellation this matrix can be computed by a circuit of size n,
by first computing x1 ⊕ x2 to obtain y2. For 3 ≤ j ≤ n, adding xj to yj−1 gives
yj . Thus, we use n− 1 gates to compute y2, . . . yn. After that we can obtain y1
with one gate since y1 = yn ⊕ x1.
Consider any cancellation-free linear circuit C computing the matrix. Let the
set S contain the gate computing y1 and all its (noninput) predecessors. Clearly
|S| ≥ n− 2 since it is the sum of n− 1 terms.
Notice that because C is cancellation-free, none of the gates in S can compute
any of the output values y2, . . . yn. Therefore for every j > 1 we need at least
one gate to compute yj . Thus one needs n − 1 extra gates for this part. This
adds up to 2n− 3. And the ratio is therefore 2n−3n proving the theorem. ⊓⊔
It turns out that for almost every matrix, the cancellation ratio is constant.
Lemma 1. If cancellation is allowed almost every n× n matrix needs n
2
4 logn −
o( n
2
logn ) gates to be computed.
Proof. The number of n× n matrices is 2n
2
. Since there are two inputs to each
of the M gates, and each of the n outputs are either the output from a gate or
an input (or zero), the number of circuits with n inputs, n outputs and M gates
is at most
(n+M)2M (n+M + 1)n/M !
Taking the logarithm one gets
2M log(n+M) + n log(n+M + 1)− log(M !)
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Recalling that log(M !) = M logM −O(M), for sufficiently large n, n < M :
2M log(2M) +M log(2M)−M logM +O(M) = 2M logM +O(M)
so the number of distinct circuits is at most 22M logM+O(M). For 0 < ǫ < 1 the
number of matrices that can be computed with M = (1 − ǫ)14n
2/ logn gates is
at most
22M logM+O(M) ≤ 2(1−ǫ)n
2+o(n2).
That is, the fraction of matrices not computable, is at least
1−
2(1−ǫ)n
2+o(n2)
2n2
.
Since this limit tends to 1 almost every matrix has circuit size at least n
2
4 logn −
o
(
n2
4 logn
)
. ⊓⊔
We will now show that the construction in the proof of Theorem 1 produces
a circuit that is cancellation-free. Before stating the lemma and its proof we will
need a definition of rectangular decompositions: Given a Boolean n× n matrix
A, the Boolean matrices B1, . . . , Bk constitute a rectangular decomposition if
A = B1+B2+ . . .+Bk where addition is over the reals and every Bi has rank 1.
We say that the weight of Bi is the number of nonzero columns plus the number
of nonzero rows. The weight of a rectangular decomposition is the sum of the
weights of the Bi’s. Lupanov showed in [14] (see also [12]) that every n×nmatrix
admits a rectangular decomposition of weight (1 + o(1)) n
2
log n .
Lemma 2. Every n × n matrix can be computed by a cancellation-free linear
circuit of size (1 + o(1)) n
2
logn .
Proof. Let the Boolean n × n matrix A be arbitrary. Consider the rectangular
decomposition B1, . . . , Bk assumed to exist by Lupanov’s theorem. For each i
let ci (ri) denote the number of nonzero columns (rows) in Bi. Add for each Bi
the inputs corresponding to the nonzero columns, using ci − 1 gates. Call the
result si. Now each output is a sum of si’s. For each yj , add these si’s. In total,
this takes at most
∑
i ri gates. The total number of gates is at most
∑
i
(ci − 1) +
∑
j
rj ≤ (1 + o(1))
n2
logn
Since the addition B1 + . . . + Bk in the the rectangular decomposition is over
the reals, the circuits is cancellation-free. ⊓⊔
Combining the two lemmas we get the following:
Theorem 3. For almost every matrix, the cancellation ratio, ρ(n), is constant.
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4 Lower Bound on the Size of Cancellation-free Circuits
Computing the Sierpinski Gasket Matrix.
In this section we will prove that the n×n Sierpinski gasket matrix needs 12n logn
gates when computed by a linear cancellation-free circuit, and that this suffices.
Suppose some subset of the input variables are restricted to the value 0.
Now look at the resulting circuit. Some of the gates will now compute the value
z = 0⊕w. In this case, we say that the gate is eliminated since it no longer does
any computation. The situation can be even more extreme, some gate might
“compute” z = 0 ⊕ 0. In both cases, we can remove the gate from the circuit,
and forward the input if necessary (if z is an output gate, w now outputs the
result). In the second case, the parent of z will get eliminated, so the effect
might cascade. For any subset of the variables, there is a unique set of gates that
become eliminated when setting these variables to 0.
The Sierpinski gasket matrix is defined recursively as:
S0 =
(
1
)
Sk+1 =
(
Sk 0
Sk Sk
)
In all of the following let n = 2k, and let Sk be the n × n Sierpinski gasket
matrix. First we need a fact about Sk:
Proposition 2. For every k the determinant of the Sierpinski gasket matrix is
1. In particular the 2k rows in Sk are linearly independent.
Proof. The determinant of an augmented matrix is given by the formula:
det(Sk+1) = det
(
Sk 0
Sk Sk
)
= det(Sk)det(Sk) = 1
⊓⊔
Theorem 4. For every k ≥ 2, any cancellation-free circuit that computes the
n× n Sierpinski gasket matrix has size at least 12n log2 n.
Proof. The proof is by induction on k. For the base case, look at the 2×2 matrix
S1. This clearly needs at least
1
22 log2 2 = 1 gate.
Suppose the statement is true for some k, now look at the 2n × 2n matrix
Sk+1. Denote the output gates y1, . . . , y2n and the inputs x1, . . . , x2n. Partition
the gates of C into three disjoint sets, C1, C2 and C3 defined as follows:
– C1: The gates having only inputs from x1, . . . , xn and C1. Equivalently the
gates not reachable from inputs xn+1, . . . , x2n.
– C2: The gates in C −C1 that are not eliminated when inputs x1, . . . , xn are
set to 0.
– C3: C − (C1 ∪ C2). That is, the gates in C −C1 that do become eliminated
when inputs x1, . . . , xn is set to 0.
Obviously |C| = |C1|+ |C2|+ |C3|. We will now give lower bounds on the sizes
of C1, C2, and C3.
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C1: Since the circuit is cancellation-free, the outputs y1, . . . , yn and all their
predecessors are in C1. By the induction hypothesis, |C1| ≥
1
2n log2 n.
C2: Since the gates in C2 are note eliminated when x1 = x2 = . . . = xn, they
compute Sk on the inputs xn+1, . . . , x2n. By the induction hypothesis |C2| ≥
1
2n log2 n.
C3: The goal is to prove that this set has size at least n. Let δ(C1) be the set of
arcs from C1 ∪ {x1, . . . , xn} to B = C2 ∪ C3. We first prove that
|C3| ≥ |δ(C1)| (1)
By definition, all gates in C1 attain the value 0 when x1, . . . , xn are set to 0. Let
(v, w) ∈ δ(C1) be arbitrary. Since v ∈ C1 ∪ {x1, . . . , xn}, w becomes eliminated,
so w ∈ C3. Every u ∈ C3 can only have one child in C1, since no gate in C3 can
have two children in C1. So |C3| ≥ |δ(C1)|.
We now show that |δ(C1)| ≥ n. Let the endpoints of δ(C1) in C1 be e1, . . . , ep
and let their corresponding value vectors be v1, . . . , vp.
Now look at the value vectors of the output gates yn+1, . . . , y2n. For each of
these, the first vector consisting of the first n coordinates must be in span(v1, . . . , vp),
but the dimension of Sk must is n, so p ≥ n.
We have that |C3| ≥ |δ(C1)| ≥ n, so
|C| = |C1|+ |C2|+ |C3| ≥
1
2
n log2 n+
1
2
n log2 n+ n =
1
2
(2n) log2(2n).
⊓⊔
It turns out that this is tight.
Proposition 3. The Sierpinski matrix can be computed by a cancellation-free
circuit using 12n log2 n gates.
Proof. This is clearly true for S2. Assume that Sk can be computed using
1
2n log2 n gates. Consider the matrix Sk+1. Construct the circuit in a divide and
conquer manner; construct recursively on variables x1, . . . , xn and xn+1, . . . , x2n.
This gives outputs y1, . . . , yn. After this use n operations to finish the outputs
yn+1, . . . y2n. This adds up to exactly
1
2 (2n) log2 2n. ⊓⊔
5 Stronger Lower Bounds
In [15], Mehlhorn proved lower bounds on monotone circuits for computing
“Boolean sums”. The same proof strategy can be used to prove lower bounds
on cancellation-free linear circuits. For a matrix A, denote by cf (A) the smallest
cancellation-free linear circuit that computes A, and |A| as the number of 1’s in
A. Let Ka,b be the complete bipartite graph with a vertices in one vertex set
and b in the other.
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Theorem 5. Let M be an n × n matrix. Interpret M as a vertex adjacency
matrix for a bipartite graph in the natural way. If this graph does not contain
Kh+1,k+1 for constants h, k then |cf (M)| ∈ Ω(|M |).
Proof. Consider the class of cancellation-free linear circuits where all sums of at
most k variables are available for free. Let c˜f (M) be smallest of such circuits
computing M . Obviously |cf (M)| ≥ |c˜f (M)|. Since all sums of at most k vari-
ables are available for free, anything computed at a gate in c˜f (M) is a sum of at
least k+1 variables. Since the circuit is cancellation-free, for a gate u in c˜f (M),
its value vector will never decrease, hence the value vector of a successor to u
will have 1 on the k+1 coordinates that u’s value vector has. In particular, since
the matrix does not contain Kh+1,k+1, this means that any gate u in c˜f (M) can
have a path to at most h outputs.
For a fixed row i, the cost of computing it is at least
|Mi|/k − 1.
And since a gate has a path to at most h outputs, if we sum over all rows we
count each gate at most h times. So the total size of c˜f (M) is at least
∑
i
(|Mi|/k − 1)/h ∈ Ω(|M |)
⊓⊔
Now, proving lower bounds for linear cancellation-free circuits is reduced to
the problem of finding dense bipartite graphs not containing Kh+1,k+1. This
problem is known as the Zarankiewicz problem.
Corollary 1. For any ǫ > 0, there exists a concrete family of matrices that
requires Ω(n2−ǫ) gates when computed by a cancellation-free linear circuit.
Proof. In [3], Andreev gave for every ǫ > 0 an explicit construction for an infinite
family of bipartite graphs with 2n nodes and n2−ǫ edges that does not contain
the subgraph Kh+1,k+1 where h and k only depend on ǫ. Using this construction
together with Theorem 5 gives the desired result. ⊓⊔
It should be noted that Brown [9] gave a simpler construction of a family of
graphs with Θ(n) vertices and Θ(n5/3) edges not containing K3,3. Also, Kollár
et al. [13] gave a construction similar to Andreev’s, but where the functions h, k
grow slower than in Andreev’s construction.
6 Conclusion and Open Problems
What is the value of ρ(n)? If for some δ > 0, ρ(n) ∈ O(n1−δ), Corollary 1 provides
an unconditional superlinear lower bound for a concrete family of matrices.
In the proof of Theorem 4, we did not use the cancellation-free property as
extensively as we did in the proof of Theorem 5. We only used that there is no
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path from xn+1, . . . , x2n to the outputs y1, . . . , yn. Another strategy to prove
an unconditional lower bound on the size of circuits computing the Sierpinski
matrix could be to prove that for any optimal circuit no such path exists. Then
the theorem would follow, even with cancellations.
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